Skip to content

feat(fpga): Wave Loop 415 reland — PVT-aware CCLK validation, VCD robustness, OSCFSEL theorem library#1351

Closed
gHashTag wants to merge 2 commits into
masterfrom
wave-loop-415-reland
Closed

feat(fpga): Wave Loop 415 reland — PVT-aware CCLK validation, VCD robustness, OSCFSEL theorem library#1351
gHashTag wants to merge 2 commits into
masterfrom
wave-loop-415-reland

Conversation

@gHashTag

@gHashTag gHashTag commented Jul 4, 2026

Copy link
Copy Markdown
Owner

Closes #1343

Relands Wave Loop 415 onto current master. The original PR #1346 became dirty after master moved ahead; this replacement PR contains the same two commits rebased cleanly.

What changed

  • --pvt-context ctx.json for tri fpga measure-cclk --validate and tri fpga measured-to-lean.
  • VCD parser hardening: multi-line $var, mixed scalar/bus, duplicate transition de-duplication, $dumpoff/$dumpon skip.
  • OSCFSEL 0..7 nominal and worst-case PVT measured-CCLK theorems in Lean 4.
  • Updated fpga/HARDWARE_SSOT.md, docs/NOW.md, .trinity/experience.md.

Verification

  • cargo test -p tri fpga::tests: 32/32 PASS.
  • lake build Trinity.TernaryFPGABoot: PASS.
  • ./scripts/tri test: parse/typecheck/gen/seal PASS; 16 pre-existing gen-verilog-yosys-smoke failures.

Supersedes #1346.

🤖 Generated with Claude Code

Dmitrii Vasilev and others added 2 commits July 4, 2026 23:25
… OSCFSEL theorem library

Closes #1343

- Add --pvt-context to tri fpga measure-cclk --validate and measured-to-lean.
- Harden VCD parser: multi-line $var, scalar/bus mixed dumps, duplicate
  transitions, $dumpoff/$dumpon regions.
- Add OSCFSEL 0..7 nominal and worst-case PVT measured-CCLK theorems.
- Update fpga/HARDWARE_SSOT.md and docs/NOW.md.
- Reseal generated-code hashes.

Co-Authored-By: Claude Opus 4.8 <noreply@anthropic.com>
Co-Authored-By: Claude Opus 4.8 <noreply@anthropic.com>
@github-actions

github-actions Bot commented Jul 4, 2026

Copy link
Copy Markdown
Contributor

📓 NotebookLM Notebook linked to this PR

This notebook contains session context, decisions, and artifacts for this work.

@github-actions

github-actions Bot commented Jul 4, 2026

Copy link
Copy Markdown
Contributor

PR Dashboard

Generated at: 2026-07-04 16:26:49 UTC

Summary

Status Count
Total Open PRs 21
PRs with Failing Checks 13
PRs with All Checks Green 8
READY 7
FAILING 13
PENDING 0

Seal Status

  • ⚠️ STALE -- sha256(compiler.rs)=621b9883e268 != manifest seal=49e55df6d444.
    The committed NMSE numbers were certified against an older compiler.rs.
    Run scripts/reseal-check.sh locally for the two-step reseal command (advisory; not a merge gate).

@gHashTag

gHashTag commented Jul 4, 2026

Copy link
Copy Markdown
Owner Author

Superseded by #1352 — the Wave Loop 416 merge already contains the W415 commits rebased onto current master.

@gHashTag gHashTag closed this Jul 4, 2026
auto-merge was automatically disabled July 4, 2026 16:33

Pull request was closed

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Wave Loop 415 — FPGA physical capture, real relay gate, or further formal tooling

1 participant