Skip to content

Commit 137fc06

Browse files
Update README.md
Save README
1 parent cea14a3 commit 137fc06

1 file changed

Lines changed: 1 addition & 1 deletion

File tree

README.md

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -69,7 +69,7 @@ for (double t = 0; t < 10_000_000; t += 0.001) {
6969
## ⚡ Vectorized Processing: Under the Hood
7070
When using the SIMDVectorTurboEvaluator, ParserNG automatically maps your mathematical expressions to CPU-level SIMD (Single Instruction, Multiple Data) lanes. This allows the processor to compute multiple data points simultaneously within a single clock cycle, rather than iterating through them one by one.
7171

72-
How it works
72+
### How it works
7373
The applyBulk method handles the complex orchestration of data alignment and lane masking for you:
7474

7575
SIMD Lane Utilization: The engine packs your input arrays into registers (e.g., 256-bit or 512-bit), allowing it to process multiple double values per operation.

0 commit comments

Comments
 (0)