Skip to content

Commit 48cfe00

Browse files
committed
Fix regression: Adjust vendor name in MSR modules
Signed-off-by: Artem Bityutskiy <artem.bityutskiy@linux.intel.com>
1 parent 392b8e3 commit 48cfe00

15 files changed

Lines changed: 15 additions & 14 deletions

CHANGELOG.md

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -6,6 +6,7 @@ Versioning practices: [Semantic Versioning](https://semver.org/spec/v2.0.0.html)
66
## [ADD NEW VERSION HERE] - ADD DATE HERE
77
### Fixed
88
- pepc tpmi * --base: Do not fail when 'tpmi_info' feature (0x81) is missing.
9+
- pepc: Fix regression in 1.6.19: MSR modules did not work.
910
### Added
1011
### Removed
1112
### Changed

pepclibs/msr/EnergyPerfBias.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -57,7 +57,7 @@ class EnergyPerfBias(_FeaturedMSR.FeaturedMSR):
5757

5858
regaddr = MSR_ENERGY_PERF_BIAS
5959
regname = "MSR_ENERGY_PERF_BIAS"
60-
vendor = "GenuineIntel"
60+
vendor_name = "GenuineIntel"
6161

6262
def __init__(self,
6363
cpuinfo: CPUInfo.CPUInfo,

pepclibs/msr/FSBFreq.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -126,7 +126,7 @@ class FSBFreq(_FeaturedMSR.FeaturedMSR):
126126

127127
regaddr = MSR_FSB_FREQ
128128
regname = "MSR_FSB_FREQ"
129-
vendor = "GenuineIntel"
129+
vendor_name = "GenuineIntel"
130130

131131
def __init__(self,
132132
cpuinfo: CPUInfo.CPUInfo,

pepclibs/msr/HWPCapabilities.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -80,7 +80,7 @@ class HWPCapabilities(_FeaturedMSR.FeaturedMSR):
8080

8181
regaddr = MSR_HWP_CAPABILITIES
8282
regname = "MSR_HWP_CAPABILITIES"
83-
vendor = "GenuineIntel"
83+
vendor_name = "GenuineIntel"
8484

8585
def __init__(self,
8686
cpuinfo: CPUInfo.CPUInfo,

pepclibs/msr/HWPRequest.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -124,7 +124,7 @@ class HWPRequest(_FeaturedMSR.FeaturedMSR):
124124

125125
regaddr = MSR_HWP_REQUEST
126126
regname = "MSR_HWP_REQUEST"
127-
vendor = "GenuineIntel"
127+
vendor_name = "GenuineIntel"
128128

129129
def __init__(self,
130130
cpuinfo: CPUInfo.CPUInfo,

pepclibs/msr/HWPRequestPkg.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -73,7 +73,7 @@ class HWPRequestPkg(_FeaturedMSR.FeaturedMSR):
7373

7474
regaddr = MSR_HWP_REQUEST_PKG
7575
regname = "MSR_HWP_REQUEST_PKG"
76-
vendor = "GenuineIntel"
76+
vendor_name = "GenuineIntel"
7777

7878
def __init__(self,
7979
cpuinfo: CPUInfo.CPUInfo,

pepclibs/msr/PCStateConfigCtl.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -248,7 +248,7 @@ class PCStateConfigCtl(_FeaturedMSR.FeaturedMSR):
248248

249249
regaddr = MSR_PKG_CST_CONFIG_CONTROL
250250
regname = "MSR_PKG_CST_CONFIG_CONTROL"
251-
vendor = "GenuineIntel"
251+
vendor_name = "GenuineIntel"
252252

253253
def __init__(self,
254254
cpuinfo: CPUInfo.CPUInfo,

pepclibs/msr/PMEnable.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -51,7 +51,7 @@ class PMEnable(_FeaturedMSR.FeaturedMSR):
5151

5252
regaddr = MSR_PM_ENABLE
5353
regname = "MSR_PM_ENABLE"
54-
vendor = "GenuineIntel"
54+
vendor_name = "GenuineIntel"
5555

5656
def __init__(self,
5757
cpuinfo: CPUInfo.CPUInfo,

pepclibs/msr/PMLogicalId.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -76,7 +76,7 @@ class PMLogicalId(_FeaturedMSR.FeaturedMSR):
7676

7777
regaddr = MSR_PM_LOGICAL_ID
7878
regname = "MSR_PM_LOGICAL_ID"
79-
vendor = "GenuineIntel"
79+
vendor_name = "GenuineIntel"
8080

8181
def __init__(self,
8282
cpuinfo: CPUInfo.CPUInfo,

pepclibs/msr/PlatformInfo.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -115,7 +115,7 @@ class PlatformInfo(_FeaturedMSR.FeaturedMSR):
115115

116116
regaddr = MSR_PLATFORM_INFO
117117
regname = "MSR_PLATFORM_INFO"
118-
vendor = "GenuineIntel"
118+
vendor_name = "GenuineIntel"
119119

120120
def __init__(self,
121121
cpuinfo: CPUInfo.CPUInfo,

0 commit comments

Comments
 (0)