Skip to content

SystemC#662

Open
desmonddak wants to merge 13 commits into
intel:mainfrom
desmonddak:systemc
Open

SystemC#662
desmonddak wants to merge 13 commits into
intel:mainfrom
desmonddak:systemc

Conversation

@desmonddak

Copy link
Copy Markdown
Contributor

Description & Motivation

We should have a SystemC translation of our ROHD modules to simulate in a SystemC environment.

Related Issue(s)

None.

Testing

Leverage iverilog tests to drive SystemC testing, except for somethings like lack of 'X' propagation.

Backwards-compatibility

Is this a breaking change that will not be backwards-compatible? If yes, how so?

No.

Documentation

Does the change require any updates to documentation? If so, where? Are they included?

Very basic documentation added to parallel SystemVerilog.

@desmonddak desmonddak changed the title Systemc SystemC May 9, 2026
Comment thread test/systemc_vector_test.dart Outdated
Comment thread lib/src/synthesizers/systemc/systemc_synthesis_result.dart
Comment thread lib/src/synthesizers/systemc/systemc_synthesis_result.dart
Comment thread lib/src/utilities/simcompare.dart Outdated
Comment thread lib/src/utilities/simcompare.dart Outdated
Comment thread lib/src/utilities/systemc_cosim_ffi.dart Outdated
Comment thread lib/src/utilities/systemc_cosim_ffi.dart
Comment thread lib/src/module.dart
@desmonddak desmonddak mentioned this pull request Jul 20, 2026
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants