Skip to content

Commit 3d337cd

Browse files
committed
Bug fix to prevent hidden items on Address Maps and Register Files having underlying infrastructure made. closes #308
1 parent a81ec39 commit 3d337cd

1 file changed

Lines changed: 4 additions & 4 deletions

File tree

src/peakrdl_python/templates/addrmap.py.jinja

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -145,7 +145,7 @@ class {{node.python_class_name}}({% if asyncoutput %}Async{% endif %}RegFile):
145145
{{get_table_block(node.instance) | indent}}
146146
"""
147147

148-
__slots__ : list[str] = [{%- for child_node in node.instance.children(unroll=False) -%}'__{{child_node.inst_name}}'{% if not loop.last %}, {% endif %}{%- endfor %}]
148+
__slots__ : list[str] = [{%- for child_node in node.children(unroll=False) -%}'__{{child_node.inst_name}}'{% if not loop.last %}, {% endif %}{%- endfor %}]
149149

150150
def __init__(self,
151151
address: int,
@@ -159,7 +159,7 @@ class {{node.python_class_name}}({% if asyncoutput %}Async{% endif %}RegFile):
159159
parent=parent)
160160

161161
# instance of objects within the class
162-
{% for child_node in node.instance.children(unroll=False) -%}
162+
{% for child_node in node.children(unroll=False) -%}
163163
{{ regfile_or_addr_instance(child_node) | indent }}
164164
{% endfor %}
165165

@@ -214,7 +214,7 @@ class {{node.python_class_name}}({% if asyncoutput %}Async{% endif %}AddressMap)
214214
{{get_table_block(node.instance) | indent}}
215215
"""
216216

217-
__slots__ : list[str] = [{%- for child_node in node.instance.children(unroll=False) -%}{%- if isinstance(child_node, systemrdlRegNode) or isinstance(child_node, systemrdlRegfileNode) or isinstance(child_node, systemrdlAddrmapNode) or isinstance(child_node, systemrdlMemNode) -%}'__{{child_node.inst_name}}'{% if not loop.last %}, {% endif %}{% endif %}{%- endfor %}]
217+
__slots__ : list[str] = [{%- for child_node in node.children(unroll=False) -%}{%- if isinstance(child_node, systemrdlRegNode) or isinstance(child_node, systemrdlRegfileNode) or isinstance(child_node, systemrdlAddrmapNode) or isinstance(child_node, systemrdlMemNode) -%}'__{{child_node.inst_name}}'{% if not loop.last %}, {% endif %}{% endif %}{%- endfor %}]
218218

219219
def __init__(self, *,
220220
address:int {%- if node.instance == top_node -%}={{top_node.absolute_address}}{%- endif -%},
@@ -233,7 +233,7 @@ class {{node.python_class_name}}({% if asyncoutput %}Async{% endif %}AddressMap)
233233
inst_name=inst_name,
234234
parent=parent)
235235

236-
{% for child_node in node.instance.children(unroll=False) -%}
236+
{% for child_node in node.children(unroll=False) -%}
237237
{{ regfile_or_addr_instance(child_node) | indent }}
238238
{% endfor %}
239239

0 commit comments

Comments
 (0)