Skip to content

Support for irdma gen3 #1640

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
tatyana-en wants to merge 8 commits into
base: master
Choose a base branch
from
Open

Support for irdma gen3 #1640

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
8 commits
Select commit Hold shift + click to select a range
772db3e
providers/irdma: Enable 64-byte CQE support for GEN 3
mustafakismail Jun 4, 2024
d986d0b
providers/irdma: Flush changes for GEN 3
shirazsaleem Jun 4, 2024
514f06a
providers/irdma: Set ibv_wc opcodes in GEN 3 RQ completions
mustafakismail Jun 4, 2024
971d28e
providers/irdma: Set GEN 3 flag in ucontext allocation request
shirazsaleem Jun 4, 2024
c2665c2
providers/irdma: Add Atomic Operations support
fsl-latif Dec 1, 2023
32c9f69
providers/irdma: Add SRQ support
fsl-latif May 8, 2025
6c74950
providers/irdma: Add CQE timestamp capability for GEN 3
shirazsaleem Dec 4, 2023
0e79664
providers/irdma: Add Type2 MW support
shirazsaleem Apr 24, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 2 additions & 0 deletions providers/irdma/abi.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -31,5 +31,7 @@ DECLARE_DRV_CMD(irdma_urereg_mr, IB_USER_VERBS_CMD_REREG_MR,
irdma_mem_reg_req, empty);
DECLARE_DRV_CMD(irdma_ucreate_ah, IB_USER_VERBS_CMD_CREATE_AH,
empty, irdma_create_ah_resp);
DECLARE_DRV_CMD(irdma_ucreate_srq, IB_USER_VERBS_CMD_CREATE_SRQ,
irdma_create_srq_req, irdma_create_srq_resp);

#endif /* PROVIDER_IRDMA_ABI_H */
15 changes: 11 additions & 4 deletions providers/irdma/defs.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -25,8 +25,12 @@
#define IRDMA_SQ_RSVD 258
#define IRDMA_RQ_RSVD 1

#define IRDMA_FEATURE_RTS_AE 1ULL
#define IRDMA_FEATURE_CQ_RESIZE 2ULL
#define IRDMA_FEATURE_RTS_AE BIT_ULL(0)
#define IRDMA_FEATURE_CQ_RESIZE BIT_ULL(1)
#define IRDMA_FEATURE_64_BYTE_CQE BIT_ULL(5)
#define IRDMA_FEATURE_ATOMIC_OPS BIT_ULL(6)
#define IRDMA_FEATURE_SRQ BIT_ULL(7)
#define IRDMA_FEATURE_CQE_TIMESTAMPING BIT_ULL(8)
#define IRDMAQP_OP_RDMA_WRITE 0x00
#define IRDMAQP_OP_RDMA_READ 0x01
#define IRDMAQP_OP_RDMA_SEND 0x03
Expand All @@ -38,6 +42,8 @@
#define IRDMAQP_OP_LOCAL_INVALIDATE 0x0a
#define IRDMAQP_OP_RDMA_READ_LOC_INV 0x0b
#define IRDMAQP_OP_NOP 0x0c
#define IRDMAQP_OP_ATOMIC_FETCH_ADD 0x0f
#define IRDMAQP_OP_ATOMIC_COMPARE_SWAP_ADD 0x11

#define IRDMA_CQPHC_QPCTX GENMASK_ULL(63, 0)
#define IRDMA_QP_DBSA_HW_SQ_TAIL GENMASK_ULL(14, 0)
Expand All @@ -58,6 +64,7 @@
#define IRDMA_CQ_ERROR BIT_ULL(55)
#define IRDMA_CQ_SQ BIT_ULL(62)

#define IRDMA_CQ_SRQ BIT_ULL(52)
#define IRDMA_CQ_VALID BIT_ULL(63)
#define IRDMA_CQ_IMMVALID BIT_ULL(62)
#define IRDMA_CQ_UDSMACVALID BIT_ULL(61)
Expand All @@ -70,7 +77,7 @@
#define IRDMA_CQ_IMMDATALOW32 GENMASK_ULL(31, 0)
#define IRDMA_CQ_IMMDATAUP32 GENMASK_ULL(63, 32)
#define IRDMACQ_PAYLDLEN GENMASK_ULL(31, 0)
#define IRDMACQ_TCPSEQNUMRTT GENMASK_ULL(63, 32)
#define IRDMACQ_TCPSQN_ROCEPSN_RTT_TS GENMASK_ULL(63, 32)
#define IRDMACQ_INVSTAG GENMASK_ULL(31, 0)
#define IRDMACQ_QPID GENMASK_ULL(55, 32)

Expand Down Expand Up @@ -129,7 +136,7 @@
#define IRDMAQPSQ_MWSTAG GENMASK_ULL(31, 0)

#define IRDMAQPSQ_BASEVA_TO_FBO IRDMA_CQPHC_QPCTX

#define IRDMAQPSQ_REMOTE_ATOMICS_EN BIT_ULL(55)
#define IRDMAQPSQ_LOCSTAG GENMASK_ULL(31, 0)

/* iwarp QP RQ WQE common fields */
Expand Down
8 changes: 5 additions & 3 deletions providers/irdma/irdma.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -6,9 +6,10 @@
#define IRDMA_WQEALLOC_WQE_DESC_INDEX GENMASK(31, 20)

enum irdma_vers {
IRDMA_GEN_RSVD,
IRDMA_GEN_1,
IRDMA_GEN_2,
IRDMA_GEN_RSVD = 0,
IRDMA_GEN_1 = 1,
IRDMA_GEN_2 = 2,
IRDMA_GEN_3 = 3,
};

struct irdma_uk_attrs {
Expand All @@ -20,6 +21,7 @@ struct irdma_uk_attrs {
__u32 max_hw_wq_quanta;
__u32 min_hw_cq_size;
__u32 max_hw_cq_size;
__u32 max_hw_srq_quanta;
__u16 max_hw_sq_chunk;
__u16 min_hw_wq_size;
__u8 hw_rev;
Expand Down
Loading
Loading