Skip to content

Commit 166a3f8

Browse files
[doc] Clarify UART options on FPGA
1 parent 4fbccfe commit 166a3f8

1 file changed

Lines changed: 3 additions & 1 deletion

File tree

doc/ref/dev_guide.md

Lines changed: 3 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -197,6 +197,8 @@ Then, to load and run a single software binary on FPGA, first build the software
197197
./util/fpga_runner.py run build/sw/device/examples/hello_world
198198
```
199199

200+
Replace `run` above with `test` to see UART output in-line, or open a separate UART terminal (instructions below).
201+
200202
Or, to run all the FPGA tests, first build the software, then run:
201203
```sh
202204
ctest --test-dir build/sw -R fpga_genesys2
@@ -211,7 +213,7 @@ To run U-Boot (wrapped in the OpenSBI firmware and bootloader) on the Genesys 2
211213

212214
### Standalone UART
213215

214-
The UART output will be automatically presented when using `fpga_runner.py` or `ctest`, but otherwise requires a UART terminal.
216+
The UART output will be automatically presented when using `fpga_runner.py test` or `ctest`, but otherwise requires a UART terminal.
215217

216218
Open a UART terminal with 1Mbps baud rate:
217219
```sh

0 commit comments

Comments
 (0)