You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
| cwe | 3 | tstr | No | Common Weakness Enumeration identifier |
219
219
| cve | 4 | tstr | No | CVE identifier if assigned |
220
220
221
-
### Assessment Schemes
221
+
### Assessments
222
222
223
-
The specification supports various assessment schemes for vulnerability scoring. Currently, CVSS is the primary supported scheme:
223
+
The specification supports various assessments for vulnerability scoring. Currently, CVSS is the primary supported assesment:
224
224
225
-
**CVSS Scheme Structure**
225
+
**CVSS Structure**
226
226
227
227
| Field | Key | Type | Required | Description |
228
228
|-------|-----|------|----------|-------------|
@@ -438,7 +438,7 @@ The following example demonstrates a complete CoRIM structure containing OCP S.A
438
438
/ issue-entry / {
439
439
/ 0: title / 0: "Memory corruption when reading record from SPI flash",
440
440
/ 1: description / 1: "Due to insufficient input validation in the firmware, a local attacker who tampers with a configuration structure in SPI flash, can cause stack-based memory corruption.",
/ 1: description / 1: "The firmware exposes debug command handlers that enable host-side drivers to read and write arbitrary regions of the device's SRAM.",
Copy file name to clipboardExpand all lines: Documentation/corim_profile/examples/ocp-safe-sfr-fw-example.diag
+2-2Lines changed: 2 additions & 2 deletions
Original file line number
Diff line number
Diff line change
@@ -72,7 +72,7 @@
72
72
/ issue-entry / {
73
73
/ 0: title / 0: "Memory corruption when reading record from SPI flash",
74
74
/ 1: description / 1: "Due to insufficient input validation in the firmware, a local attacker who tampers with a configuration structure in SPI flash, can cause stack-based memory corruption.",
/ 1: description / 1: "The firmware exposes debug command handlers that enable host-side drivers to read and write arbitrary regions of the device's SRAM.",
0 commit comments