refactor(verilog): use if let Some in for-loops instead of ? (#1155) #3922
| Job | Run time |
|---|---|
| 1m 0s | |
| 6s | |
| 7m 0s | |
| 4m 7s | |
| 5m 22s | |
| 3m 24s | |
| 6m 25s | |
| 45m 1s | |
| 18m 57s | |
| 12m 28s | |
| 8m 29s | |
| 13m 46s | |
| 6m 36s | |
| 12m 45s | |
| 0s | |
| 3s | |
| 2h 25m 29s |
| Job | Run time |
|---|---|
| 1m 0s | |
| 6s | |
| 7m 0s | |
| 4m 7s | |
| 5m 22s | |
| 3m 24s | |
| 6m 25s | |
| 45m 1s | |
| 18m 57s | |
| 12m 28s | |
| 8m 29s | |
| 13m 46s | |
| 6m 36s | |
| 12m 45s | |
| 0s | |
| 3s | |
| 2h 25m 29s |