|
| 1 | +/* |
| 2 | + * Copyright (c) The mldsa-native project authors |
| 3 | + * Copyright (c) The mlkem-native project authors |
| 4 | + * SPDX-License-Identifier: Apache-2.0 OR ISC OR MIT |
| 5 | + */ |
| 6 | + |
| 7 | + |
| 8 | +/* |
| 9 | + * WARNING: This file is auto-derived from the mldsa-native source file |
| 10 | + * mldsa/src/native/aarch64/src/rej_uniform_eta4_asm.S using scripts/simpasm. Do not modify it directly. |
| 11 | + */ |
| 12 | + |
| 13 | +#if defined(__ELF__) |
| 14 | +.section .note.GNU-stack,"",@progbits |
| 15 | +#endif |
| 16 | + |
| 17 | +.text |
| 18 | +.balign 4 |
| 19 | +#ifdef __APPLE__ |
| 20 | +.global _PQCP_MLDSA_NATIVE_MLDSA44_rej_uniform_eta4_asm |
| 21 | +_PQCP_MLDSA_NATIVE_MLDSA44_rej_uniform_eta4_asm: |
| 22 | +#else |
| 23 | +.global PQCP_MLDSA_NATIVE_MLDSA44_rej_uniform_eta4_asm |
| 24 | +PQCP_MLDSA_NATIVE_MLDSA44_rej_uniform_eta4_asm: |
| 25 | +#endif |
| 26 | + |
| 27 | + .cfi_startproc |
| 28 | + sub sp, sp, #0x240 |
| 29 | + .cfi_adjust_cfa_offset 0x240 |
| 30 | + mov x7, #0x1 // =1 |
| 31 | + movk x7, #0x2, lsl #16 |
| 32 | + movk x7, #0x4, lsl #32 |
| 33 | + movk x7, #0x8, lsl #48 |
| 34 | + mov v31.d[0], x7 |
| 35 | + mov x7, #0x10 // =16 |
| 36 | + movk x7, #0x20, lsl #16 |
| 37 | + movk x7, #0x40, lsl #32 |
| 38 | + movk x7, #0x80, lsl #48 |
| 39 | + mov v31.d[1], x7 |
| 40 | + movi v30.8h, #0x9 |
| 41 | + movi v7.8h, #0x4 |
| 42 | + mov x8, sp |
| 43 | + mov x7, x8 |
| 44 | + mov x11, #0x0 // =0 |
| 45 | + eor v16.16b, v16.16b, v16.16b |
| 46 | + |
| 47 | +Lrej_uniform_eta4_initial_zero: |
| 48 | + str q16, [x7], #0x40 |
| 49 | + stur q16, [x7, #-0x30] |
| 50 | + stur q16, [x7, #-0x20] |
| 51 | + stur q16, [x7, #-0x10] |
| 52 | + add x11, x11, #0x20 |
| 53 | + cmp x11, #0x100 |
| 54 | + b.lt Lrej_uniform_eta4_initial_zero |
| 55 | + mov x7, x8 |
| 56 | + mov x9, #0x0 // =0 |
| 57 | + mov x4, #0x100 // =256 |
| 58 | + |
| 59 | +Lrej_uniform_eta4_loop8: |
| 60 | + cmp x9, x4 |
| 61 | + b.hs Lrej_uniform_eta4_memory_copy |
| 62 | + sub x2, x2, #0x8 |
| 63 | + ld1 { v0.8b }, [x1], #8 |
| 64 | + movi v26.8b, #0xf |
| 65 | + and v27.8b, v0.8b, v26.8b |
| 66 | + ushr v28.8b, v0.8b, #0x4 |
| 67 | + zip1 v26.8b, v27.8b, v28.8b |
| 68 | + zip2 v29.8b, v27.8b, v28.8b |
| 69 | + ushll v16.8h, v26.8b, #0x0 |
| 70 | + ushll v17.8h, v29.8b, #0x0 |
| 71 | + cmhi v4.8h, v30.8h, v16.8h |
| 72 | + cmhi v5.8h, v30.8h, v17.8h |
| 73 | + and v4.16b, v4.16b, v31.16b |
| 74 | + and v5.16b, v5.16b, v31.16b |
| 75 | + uaddlv s20, v4.8h |
| 76 | + uaddlv s21, v5.8h |
| 77 | + fmov w12, s20 |
| 78 | + fmov w13, s21 |
| 79 | + ldr q24, [x3, x12, lsl #4] |
| 80 | + ldr q25, [x3, x13, lsl #4] |
| 81 | + cnt v4.16b, v4.16b |
| 82 | + cnt v5.16b, v5.16b |
| 83 | + uaddlv s20, v4.8h |
| 84 | + uaddlv s21, v5.8h |
| 85 | + fmov w12, s20 |
| 86 | + fmov w13, s21 |
| 87 | + tbl v16.16b, { v16.16b }, v24.16b |
| 88 | + tbl v17.16b, { v17.16b }, v25.16b |
| 89 | + st1 { v16.8h }, [x7] |
| 90 | + add x7, x7, x12, lsl #1 |
| 91 | + st1 { v17.8h }, [x7] |
| 92 | + add x7, x7, x13, lsl #1 |
| 93 | + add x12, x12, x13 |
| 94 | + add x9, x9, x12 |
| 95 | + cmp x2, #0x8 |
| 96 | + b.hs Lrej_uniform_eta4_loop8 |
| 97 | + |
| 98 | +Lrej_uniform_eta4_memory_copy: |
| 99 | + cmp x9, x4 |
| 100 | + csel x9, x9, x4, lo |
| 101 | + mov x11, #0x0 // =0 |
| 102 | + mov x7, x8 |
| 103 | + |
| 104 | +Lrej_uniform_eta4_final_copy: |
| 105 | + ldr q16, [x7], #0x20 |
| 106 | + ldur q18, [x7, #-0x10] |
| 107 | + sub v16.8h, v7.8h, v16.8h |
| 108 | + sub v18.8h, v7.8h, v18.8h |
| 109 | + sshll2 v17.4s, v16.8h, #0x0 |
| 110 | + sshll v16.4s, v16.4h, #0x0 |
| 111 | + sshll2 v19.4s, v18.8h, #0x0 |
| 112 | + sshll v18.4s, v18.4h, #0x0 |
| 113 | + str q16, [x0], #0x40 |
| 114 | + stur q17, [x0, #-0x30] |
| 115 | + stur q18, [x0, #-0x20] |
| 116 | + stur q19, [x0, #-0x10] |
| 117 | + add x11, x11, #0x10 |
| 118 | + cmp x11, #0x100 |
| 119 | + b.lt Lrej_uniform_eta4_final_copy |
| 120 | + mov x0, x9 |
| 121 | + add sp, sp, #0x240 |
| 122 | + .cfi_adjust_cfa_offset -0x240 |
| 123 | + ret |
| 124 | + .cfi_endproc |
0 commit comments