cacheCoherenceSimulation/cache.h at main · pulkitag22/cacheCoherenceSimulation · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
#include "cacheLine.h"
#include <cmath>

class Cache
{
protected:
    ulong cacheSize, blockSize, associativity, numOfSets, index, numOfBitsSets, numOfBitsBlock, tagMask;
    ulong reads, readMisses, writes, writeMisses, writeBacks;
    ulong busRead, intervention, invalidate, cacheToCache, flushes, memoryTransactions;
    int procs;

    CacheLine **cache;
    ulong calcTag(ulong address);
    ulong calcIndex(ulong address);
    ulong calcAddressForTag(ulong tag);

public:
    ulong currentCycle;
    Cache(int cacheSize, int blockSize, int associativity, int procs);
    ~Cache()
    {
        delete cache;
    };

    ulong getReadMisses()
    {
        return readMisses;
    }

    ulong getWriteMisses()
    {
        return writeMisses;
    }

    ulong getReads()
    {
        return reads;
    }

    ulong getWrites()
    {
        return writes;
    }

    ulong getWriteBacks()
    {
        return writeBacks;
    }

    ulong getInvalid()
    {
        return invalidate;
    }

    ulong getIntervention()
    {
        return intervention;
    }

    ulong getFlushes()
    {
        return flushes;
    }

    ulong getBusReads()
    {
        return busRead;
    }

    ulong getCacheToCache()
    {
        return cacheToCache;
    }

    void updateWriteBack();

    // 3 functions after the writeBack in the ref code.
    // cacheLine 4 functions in the ref. code.
};