Skip to content

Commit 8b0d6a3

Browse files
fischetimicprog
andauthored
Fix VCS compilation issues (#22)
* tb: Remove duplicate-declared `icache_request` class The class is already declared in another testbench and causes issues when compiling with VCS Co-authored-by: Michael Rogenmoser <michaero@iis.ee.ethz.ch>
1 parent a8ecbff commit 8b0d6a3

2 files changed

Lines changed: 1 addition & 15 deletions

File tree

Changelog.md

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -9,6 +9,7 @@ and this project adheres to [Semantic Versioning](http://semver.org/spec/v2.0.0.
99
### Fixed
1010
- lookup_serial: Make `write_ready_o` independent of `write_valid_i`.
1111
- Fix L0 testbench.
12+
- Remove unused and duplicate `icache_request` class in `snitch_read_only_cache_tb`, which caused issues when compiling with VCS.
1213

1314
### Changed
1415
- Rename `SET_COUNT` to `WAY_COUNT` to correct terminology, as it reflects the number of ways in a set.

test/snitch_read_only_cache_tb.sv

Lines changed: 0 additions & 15 deletions
Original file line numberDiff line numberDiff line change
@@ -5,21 +5,6 @@
55
// Author: Florian Zaruba <zarubaf@iis.ee.ethz.ch>
66
// Samuel Riedel <sriedel@iis.ee.ethz.ch>
77

8-
class icache_request #(
9-
parameter int unsigned AddrWidth = 48
10-
);
11-
rand logic [AddrWidth-1:0] addr;
12-
rand bit flush;
13-
14-
constraint flush_c {
15-
flush dist { 1 := 2, 0 := 200};
16-
}
17-
18-
constraint addr_c {
19-
addr[1:0] == 0;
20-
}
21-
endclass
22-
238
// Inherit from the random AXI master, but modify the request to emulate a core requesting intstructions.
249
class semirand_axi_master #(
2510
// AXI interface parameters

0 commit comments

Comments
 (0)