Skip to content

Commit 81c3ab1

Browse files
committed
pdk: keep single patched standard cell model
1 parent 1f21d31 commit 81c3ab1

8 files changed

Lines changed: 6645 additions & 7510 deletions

File tree

.gitattributes

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,2 +1,2 @@
11
# Preserve formatting in imported generated collateral.
2-
ihp13/pdk/verilog/sg13g2_stdcell_verilator.v whitespace=-trailing-space
2+
ihp13/pdk/verilog/sg13g2_stdcell.v whitespace=-trailing-space

ihp13/pdk/ORIGINS.md

Lines changed: 3 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -18,12 +18,11 @@ Full license copies are in `licenses/LICENSE.sg13g2` and `licenses/LICENSE.sg13c
1818
| `lef/sg13cmos5l_tech.lef` | [IHP CMOS5L PDK: standard cells](https://github.com/IHP-GmbH/ihp-sg13cmos5l/tree/5958eb38973d5c56e7a26f65fc23d9f3a740ccd2/libs.ref/sg13cmos5l_stdcell) | Copyright IHP PDK Authors, Apache-2.0 |
1919
| `lef/bondpad*.lef`, `verilog/bondpad*.v`, and `gds/bondpad*.gds` | Croc-local collateral in this directory | Copyright 2024-2026 ETH Zurich and University of Bologna, SHL-0.51; see the repository [license](../../LICENSE.md) |
2020

21-
`verilog/sg13g2_stdcell_upstream.v` is the unmodified IHP standard-cell model.
22-
`verilog/sg13g2_stdcell_verilator.v` is the checked-in derivative used for
21+
`verilog/sg13g2_stdcell.v` is the patched IHP standard-cell model used for
2322
public Verilator simulations. It is generated by applying
2423
[`ihp13/patches/0002-add-verilator-standard-cell-compatibility.patch`](../patches/0002-add-verilator-standard-cell-compatibility.patch)
25-
to the upstream model. `scripts/setup_technology.sh` repeats this generation
26-
and selects the derivative through `verilog/sg13g2_stdcell.v`.
24+
to the pinned upstream source. `scripts/update_pdk.sh` performs this update;
25+
the runtime setup script does not modify checked-in collateral.
2726

2827
The two Croc-local bondpad GDS files are committed in `gds/`. IHP GDS files are
2928
not committed due to their size; `scripts/download_pdk_gds.sh` downloads the

ihp13/pdk/README.md

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -19,3 +19,8 @@ See `ORIGINS.md` for the source, pinned revision, copyright, and license of
1919
every collateral family. The IHP source repositories used for KLayout support
2020
remain in `ihp13/sg13g2` and `ihp13/sg13cmos5l`; they are not flow input paths
2121
for Liberty, LEF, Verilog, or GDS.
22+
23+
Maintainers refresh generated public collateral with
24+
`scripts/update_pdk.sh`. It downloads the pinned SG13G2 standard-cell model
25+
and applies Croc's Verilator compatibility patch before replacing the
26+
committed model.

ihp13/pdk/verilog/sg13g2_stdcell.v

Lines changed: 0 additions & 1 deletion
This file was deleted.

0 commit comments

Comments
 (0)