You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
This directory is Croc's public PDK view. `env.sh` creates `technology -> ihp13/pdk`
3
+
This directory is Croc's public PDK directory. `env.sh` creates `technology -> ihp13/pdk`
4
4
only when an ETH Design Center Cockpit `technology/` view is not already present.
5
-
The Cockpit view takes priority and may link shared Croc collateral from this
6
-
directory.
5
+
The Cockpit view takes priority and may link missing files from this directory.
7
6
8
-
The committed Liberty, LEF, and Verilog collateral below is a selected copy of the IHP PDK.
7
+
The committed Liberty, LEF, and Verilog files below are a selected copy of the IHP PDK.
9
8
It retains the original IHP copyright and Apache-2.0 license headers.
10
9
Full license copies are in `licenses/LICENSE.sg13g2` and `licenses/LICENSE.sg13cmos5l`.
11
10
12
-
| Croc collateral| Source and pinned revision | Copyright and license |
11
+
| Croc files| Source and pinned revision | Copyright and license |
13
12
| --- | --- | --- |
14
13
|`lib/sg13g2_stdcell_*`, `lef/sg13g2_{tech,stdcell}.lef`, and `verilog/sg13g2_{stdcell,udp}.v`|[IHP Open PDK: sg13g2 standard cells](https://github.com/IHP-GmbH/IHP-Open-PDK/tree/ee974c3adc69d0f36adbf20577079f0df419d702/ihp-sg13g2/libs.ref/sg13g2_stdcell)| Copyright IHP PDK Authors, Apache-2.0 |
15
14
|`lib/sg13g2_io_*`, `lef/sg13g2_io.lef`, and `verilog/sg13g2_io.v`|[IHP Open PDK: sg13g2 IO cells](https://github.com/IHP-GmbH/IHP-Open-PDK/tree/ee974c3adc69d0f36adbf20577079f0df419d702/ihp-sg13g2/libs.ref/sg13g2_io)| Copyright IHP PDK Authors, Apache-2.0 |
16
15
| All `RM_IHPSG13_*` Liberty, LEF, and Verilog SRAM models |[IHP Open PDK: sg13g2 SRAMs](https://github.com/IHP-GmbH/IHP-Open-PDK/tree/ee974c3adc69d0f36adbf20577079f0df419d702/ihp-sg13g2/libs.ref/sg13g2_sram)| Copyright IHP PDK Authors, Apache-2.0 |
|`lef/bondpad*.lef`, `verilog/bondpad*.v`, and `gds/bondpad*.gds`| Croc-local collateral in this directory | Copyright 2024-2026 ETH Zurich and University of Bologna, SHL-0.51; see the repository [license](../../LICENSE.md)|
18
+
|`lef/bondpad*.lef`, `verilog/bondpad*.v`, and `gds/bondpad*.gds`| Croc files in this directory | Copyright 2024-2026 ETH Zurich and University of Bologna, SHL-0.51; see the repository [license](../../LICENSE.md)|
20
19
21
20
`verilog/sg13g2_stdcell.v` is the patched IHP standard-cell model used for
22
21
public Verilator simulations. It is generated by applying
0 commit comments