We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent c1604b7 commit 81b17f1Copy full SHA for 81b17f1
1 file changed
test/Makefile
@@ -181,7 +181,7 @@ $(VERILATOR_LOG_DIR):
181
@mkdir -p $(VERILATOR_LOG_DIR)
182
183
$(VERILATOR_FLIST): $(ROOT_DIR)/Bender.lock $(HW_DEPS)
184
- $(BENDER) script verilator $(BENDER_FLAGS) -t verilator > $@
+ $(BENDER) script verilator $(BENDER_FLAGS) -D ASSERTS_OFF -t verilator > $@
185
186
$(VERILATOR_BUILD_DIR)/Vtest: $(VERILATOR_FLIST) | $(VERILATOR_LOG_DIR)
187
cd $(VERILATOR_DIR) && $(VERILATOR) $(VERILATOR_FLAGS) --top-module test | tee $(VERILATOR_LOG_DIR)/build.log
0 commit comments