|
| 1 | +// SPDX-License-Identifier: BSD-3-Clause |
| 2 | + |
| 3 | +/* |
| 4 | + * Copyright (c) 2025 Qualcomm Innovation Center, Inc. All rights reserved. |
| 5 | + */ |
| 6 | + |
| 7 | +/delete-node/ &pil_camera_mem; |
| 8 | +/delete-node/ &pil_adsp_mem; |
| 9 | +/delete-node/ &pil_gdsp0_mem; |
| 10 | +/delete-node/ &pil_gdsp1_mem; |
| 11 | +/delete-node/ &pil_cdsp0_mem; |
| 12 | +/delete-node/ &pil_gpu_mem; |
| 13 | +/delete-node/ &pil_cdsp1_mem; |
| 14 | +/delete-node/ &pil_cvp_mem; |
| 15 | +/delete-node/ &pil_video_mem; |
| 16 | +/delete-node/ &audio_mdf_mem; |
| 17 | +/delete-node/ &trusted_apps_mem; |
| 18 | +/delete-node/ &hyptz_reserved_mem; |
| 19 | +/delete-node/ &tz_ffi_mem; |
| 20 | + |
| 21 | +/ { |
| 22 | + reserved-memory { |
| 23 | + #address-cells = <2>; |
| 24 | + #size-cells = <2>; |
| 25 | + ranges; |
| 26 | + |
| 27 | + gunyah_md_mem: gunyah-md@91a80000 { |
| 28 | + reg = <0x0 0x91a80000 0x0 0x80000>; |
| 29 | + no-map; |
| 30 | + }; |
| 31 | + |
| 32 | + pil_camera_mem: pil-camera@95200000 { |
| 33 | + reg = <0x0 0x95200000 0x0 0x700000>; |
| 34 | + no-map; |
| 35 | + }; |
| 36 | + |
| 37 | + pil_adsp_mem: pil-adsp@95900000 { |
| 38 | + reg = <0x0 0x95900000 0x0 0x1e00000>; |
| 39 | + no-map; |
| 40 | + }; |
| 41 | + |
| 42 | + q6_adsp_dtb_mem: q6-adsp-dtb@97700000 { |
| 43 | + reg = <0x0 0x97700000 0x0 0x80000>; |
| 44 | + no-map; |
| 45 | + }; |
| 46 | + |
| 47 | + q6_gdsp0_dtb_mem: q6-gdsp0-dtb@97780000 { |
| 48 | + reg = <0x0 0x97780000 0x0 0x80000>; |
| 49 | + no-map; |
| 50 | + }; |
| 51 | + |
| 52 | + pil_gdsp0_mem: pil-gdsp0@97800000 { |
| 53 | + reg = <0x0 0x97800000 0x0 0x1e00000>; |
| 54 | + no-map; |
| 55 | + }; |
| 56 | + |
| 57 | + pil_gdsp1_mem: pil-gdsp1@99600000 { |
| 58 | + reg = <0x0 0x99600000 0x0 0x1e00000>; |
| 59 | + no-map; |
| 60 | + }; |
| 61 | + |
| 62 | + q6_gdsp1_dtb_mem: q6-gdsp1-dtb@9b400000 { |
| 63 | + reg = <0x0 0x9b400000 0x0 0x80000>; |
| 64 | + no-map; |
| 65 | + }; |
| 66 | + |
| 67 | + q6_cdsp0_dtb_mem: q6-cdsp0-dtb@9b480000 { |
| 68 | + reg = <0x0 0x9b480000 0x0 0x80000>; |
| 69 | + no-map; |
| 70 | + }; |
| 71 | + |
| 72 | + pil_cdsp0_mem: pil-cdsp0@9b500000 { |
| 73 | + reg = <0x0 0x9b500000 0x0 0x1e00000>; |
| 74 | + no-map; |
| 75 | + }; |
| 76 | + |
| 77 | + pil_gpu_mem: pil-gpu@9d300000 { |
| 78 | + reg = <0x0 0x9d300000 0x0 0x2000>; |
| 79 | + no-map; |
| 80 | + }; |
| 81 | + |
| 82 | + q6_cdsp1_dtb_mem: q6-cdsp1-dtb@9d380000 { |
| 83 | + reg = <0x0 0x9d380000 0x0 0x80000>; |
| 84 | + no-map; |
| 85 | + }; |
| 86 | + |
| 87 | + pil_cdsp1_mem: pil-cdsp1@9d400000 { |
| 88 | + reg = <0x0 0x9d400000 0x0 0x1e00000>; |
| 89 | + no-map; |
| 90 | + }; |
| 91 | + |
| 92 | + pil_cvp_mem: pil-cvp@9f200000 { |
| 93 | + reg = <0x0 0x9f200000 0x0 0x700000>; |
| 94 | + no-map; |
| 95 | + }; |
| 96 | + |
| 97 | + pil_video_mem: pil-video@9f900000 { |
| 98 | + reg = <0x0 0x9f900000 0x0 0x1000000>; |
| 99 | + no-map; |
| 100 | + }; |
| 101 | + |
| 102 | + trusted_apps_mem: trusted-apps@d1900000 { |
| 103 | + reg = <0x0 0xd1900000 0x0 0x1c00000>; |
| 104 | + no-map; |
| 105 | + }; |
| 106 | + }; |
| 107 | + |
| 108 | + firmware { |
| 109 | + scm { |
| 110 | + /delete-property/ memory-region; |
| 111 | + }; |
| 112 | + }; |
| 113 | +}; |
0 commit comments