You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Add signed and unsigned remainder operations for RISC-V semantics (#160)
Implement rules for `REM` and `REMU` instructions in `riscv.md`,
detailing their behavior and special cases. Update syntax definitions in
`word.md` to include remainder operations, and provide comprehensive
handling for division by zero and overflow scenarios. Adjust test
integration to utilize the `rv32em` architecture for relevant tests.
Closeruntimeverification/zkevm-harness#80
---------
Co-authored-by: devops <devops@runtimeverification.com>
0 commit comments