Skip to content

Commit d36f78a

Browse files
committed
Adjust expected output for vrfin
It actually generates vrfin now
1 parent 491d46e commit d36f78a

1 file changed

Lines changed: 1 addition & 1 deletion

File tree

crates/core_arch/src/powerpc/altivec.rs

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -3249,7 +3249,7 @@ mod sealed {
32493249
unsafe fn vec_round(self) -> Self;
32503250
}
32513251

3252-
test_impl! { vec_vrfin(a: vector_float) -> vector_float [vrfin, xvrspic] }
3252+
test_impl! { vec_vrfin(a: vector_float) -> vector_float [vrfin, vrfin] }
32533253

32543254
#[unstable(feature = "stdarch_powerpc", issue = "111145")]
32553255
impl VectorRound for vector_float {

0 commit comments

Comments
 (0)