Skip to content

Actions: saas-home/llama.cpp

Actions

CI

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
build.yml
19 workflow runs
19 workflow runs

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
webui: Use lowercase hash for HF checksum check (#23107) CI #19: Commit 1348f67 pushed by cnsiva
Queued master
master
Queued
Refactor: convert_hf_to_gguf.py (#17114) CI #18: Commit cc7200b pushed by cnsiva
Queued master
master
Queued
ggml-hexagon: cpy: add contiguous fast-path in reshape copy (#23076) CI #17: Commit 5c0e946 pushed by cnsiva
Queued master
master
Queued
ggml-webgpu: only use subgroup-matrix path when head dims are divisib… CI #16: Commit 4c1c3ac pushed by cnsiva
1d 0h 0m 2s master
master
1d 0h 0m 2s
ggml-virtgpu: Add a GHA build check (#22943) CI #15: Commit 928b486 pushed by cnsiva
1d 0h 0m 4s master
master
1d 0h 0m 4s
server : print warning when HTTP timeout exceeded (#22907) CI #14: Commit 389ff61 pushed by cnsiva
1d 0h 0m 2s master
master
1d 0h 0m 2s
model : add sarvam_moe architecture support (#20275) CI #13: Commit 1e5ad35 pushed by cnsiva
1d 0h 0m 2s master
master
1d 0h 0m 2s
Feature hexagon l2 norm (#22816) CI #12: Commit b46812d pushed by cnsiva
1d 0h 0m 2s master
master
1d 0h 0m 2s
common : do not pass prompt tokens to reasoning budget sampler (#22488) CI #11: Commit d775992 pushed by cnsiva
1d 0h 0m 3s master
master
1d 0h 0m 3s
spec : disacard last drafted token with low prob (#22506) CI #10: Commit 683c5ac pushed by cnsiva
1d 0h 0m 3s master
master
1d 0h 0m 3s
ggml-cuda: Repost of 21896: Blackwell native NVFP4 support (#22196) CI #9: Commit fc2b005 pushed by cnsiva
1d 0h 0m 2s master
master
1d 0h 0m 2s
add fast mat-vec kernels for i-quants (#22344) CI #8: Commit 665abc6 pushed by cnsiva
1d 0h 0m 3s master
master
1d 0h 0m 3s
pr2wt : symlink .pi (#22386) CI #7: Commit f535774 pushed by cnsiva
1d 0h 0m 1s master
master
1d 0h 0m 1s
hexagon: guard HMX clock request for v75+ platforms (#22377) CI #6: Commit b760272 pushed by cnsiva
1d 0h 0m 2s master
master
1d 0h 0m 2s
fix(shader): handle the buffer aliasing for rms fuse (#22266) CI #5: Commit e5f070a pushed by cnsiva
1d 0h 0m 2s master
master
1d 0h 0m 2s
[WebGPU] Implement async tensor api and event api (#22099) CI #4: Commit 0d0764d pushed by cnsiva
1d 0h 0m 2s master
master
1d 0h 0m 2s
ggml-webgpu(shader): support conv2d kernels. (#21964) CI #3: Commit ca7f7b7 pushed by cnsiva
1d 0h 0m 2s master
master
1d 0h 0m 2s
hexagon: add support for FILL op (#22198) CI #2: Commit 0dedb9e pushed by cnsiva
1d 0h 0m 2s master
master
1d 0h 0m 2s
Hexagon: DAIG op (#22195) CI #1: Commit 5a4cd67 pushed by cnsiva
1d 0h 0m 3s master
master
1d 0h 0m 3s