Skip to content

feat: Add ifelse test for armv8m #247

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
dop-amin wants to merge 2 commits into
base: main
Choose a base branch
from
Open

feat: Add ifelse test for armv8m #247

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
037f93f
feat: Add ifelse test for armv8m
dop-amin Jun 16, 2025
37232ea
feat: Make ifelse armv8m test fail on wrong condition evaluation
dop-amin Jun 24, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
10 changes: 10 additions & 0 deletions tests/naive/armv8m/_test.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -130,6 +130,15 @@ def core(self, slothy):
slothy.optimize()


class IfElse(OptimizationRunner):
def __init__(self):
super().__init__("ifelse", base_dir="tests")

def core(self, slothy):
slothy.config.allow_useless_instructions = True
slothy.optimize(start="start", end="end")


test_instances = [
Instructions(),
Instructions(target=Target_CortexM85r1),
Expand All @@ -141,4 +150,5 @@ def core(self, slothy):
LoopLetp(),
HintTest(),
TagTest(),
IfElse(),
]
12 changes: 12 additions & 0 deletions tests/naive/armv8m/ifelse.s
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,12 @@
.equ RCxy_44, 14
.macro shift x, y
.if (RCxy_\x\()\y % 2) == 0
vshr.u32 q<SHR_l>, q<A_l>, #32-(RCxy_\x\()\y/2)
.else
unimp
.endif
.endm

start:
shift 4, 4
end:
Loading