Skip to content

Commit 25b113f

Browse files
Marek Vasutgeertu
authored andcommitted
arm64: dts: renesas: rz-smarc-cru-csi-ov5645: Fix missing cells and reg in CSI2 subnode
Add missing cells and reg DT property in the CSI2 subnode to fix the following DTC W=1 warning: arch/arm64/boot/dts/renesas/rz-smarc-cru-csi-ov5645.dtsi:49.10-55.5: Warning (unit_address_vs_reg): /fragment@2/__overlay__/ports/port@0: node has a unit name, but no reg or ranges property Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Reviewed-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com> Link: https://patch.msgid.link/20260326042411.215241-4-marek.vasut+renesas@mailbox.org Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
1 parent 2016dde commit 25b113f

1 file changed

Lines changed: 5 additions & 0 deletions

File tree

arch/arm64/boot/dts/renesas/rz-smarc-cru-csi-ov5645.dtsi

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -46,7 +46,12 @@
4646
status = "okay";
4747

4848
ports {
49+
#address-cells = <1>;
50+
#size-cells = <0>;
51+
4952
port@0 {
53+
reg = <0>;
54+
5055
csi2_in: endpoint {
5156
clock-lanes = <0>;
5257
data-lanes = <1 2>;

0 commit comments

Comments
 (0)