|
699 | 699 | "renesas,rcar-gen5-scif", "renesas,scif"; |
700 | 700 | reg = <0 0xc0700000 0 0x40>; |
701 | 701 | interrupts = <GIC_ESPI 10 IRQ_TYPE_LEVEL_HIGH>; |
702 | | - clocks = <&dummy_clk_sgasyncd16>, <&dummy_clk_sgasyncd16>, <&scif_clk>; |
| 702 | + clocks = <&dummy_clk_sgasyncd16>, <&dummy_clk_sgasyncd4>, <&scif_clk>; |
703 | 703 | clock-names = "fck", "brg_int", "scif_clk"; |
704 | 704 | status = "disabled"; |
705 | 705 | }; |
|
709 | 709 | "renesas,rcar-gen5-scif", "renesas,scif"; |
710 | 710 | reg = <0 0xc0704000 0 0x40>; |
711 | 711 | interrupts = <GIC_ESPI 11 IRQ_TYPE_LEVEL_HIGH>; |
712 | | - clocks = <&dummy_clk_sgasyncd16>, <&dummy_clk_sgasyncd16>, <&scif_clk>; |
| 712 | + clocks = <&dummy_clk_sgasyncd16>, <&dummy_clk_sgasyncd4>, <&scif_clk>; |
713 | 713 | clock-names = "fck", "brg_int", "scif_clk"; |
714 | 714 | status = "disabled"; |
715 | 715 | }; |
|
719 | 719 | "renesas,rcar-gen5-scif", "renesas,scif"; |
720 | 720 | reg = <0 0xc0708000 0 0x40>; |
721 | 721 | interrupts = <GIC_ESPI 12 IRQ_TYPE_LEVEL_HIGH>; |
722 | | - clocks = <&dummy_clk_sgasyncd16>, <&dummy_clk_sgasyncd16>, <&scif_clk>; |
| 722 | + clocks = <&dummy_clk_sgasyncd16>, <&dummy_clk_sgasyncd4>, <&scif_clk>; |
723 | 723 | clock-names = "fck", "brg_int", "scif_clk"; |
724 | 724 | status = "disabled"; |
725 | 725 | }; |
|
729 | 729 | "renesas,rcar-gen5-scif", "renesas,scif"; |
730 | 730 | reg = <0 0xc070c000 0 0x40>; |
731 | 731 | interrupts = <GIC_ESPI 13 IRQ_TYPE_LEVEL_HIGH>; |
732 | | - clocks = <&dummy_clk_sgasyncd16>, <&dummy_clk_sgasyncd16>, <&scif_clk>; |
| 732 | + clocks = <&dummy_clk_sgasyncd16>, <&dummy_clk_sgasyncd4>, <&scif_clk>; |
733 | 733 | clock-names = "fck", "brg_int", "scif_clk"; |
734 | 734 | status = "disabled"; |
735 | 735 | }; |
|
0 commit comments