We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent 3e71ec1 commit cde8a86Copy full SHA for cde8a86
src/sdhci.c
@@ -368,7 +368,7 @@ static uint32_t sdhci_set_clock(uint32_t clock_khz)
368
reg = SDHCI_REG(SDHCI_SRS11);
369
reg &= ~(SDHCI_SRS11_SDCFSL_MASK | SDHCI_SRS11_SDCFSH_MASK);
370
reg |= (((mclk & 0x0FF) << SDHCI_SRS11_SDCFSL_SHIFT) & SDHCI_SRS11_SDCFSL_MASK); /* lower 8 bits */
371
- reg |= (((mclk & 0x300) << SDHCI_SRS11_SDCFSH_SHIFT) & SDHCI_SRS11_SDCFSH_SHIFT); /* upper 2 bits */
+ reg |= (((mclk & 0x300) << SDHCI_SRS11_SDCFSH_SHIFT) & SDHCI_SRS11_SDCFSH_MASK); /* upper 2 bits */
372
reg |= SDHCI_SRS11_ICE; /* clock enable */
373
reg &= ~SDHCI_SRS11_CGS; /* select clock */
374
SDHCI_REG_SET(SDHCI_SRS11, reg);
0 commit comments